



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/876,396	06/07/2001	Syuichi Kariyazaki	14701	7345
23389 7590 07/01/2010 SCULLY SCOTT MURPHY & PRESSER, PC 400 GARDEN CITY PLAZA SUITE 300 GARDEN CITY, NY 11530				
EXAMINER MATTHEWS, COLLEEN ANN				
ART UNIT		PAPER NUMBER		
2811				
MAIL DATE		DELIVERY MODE		
07/01/2010		PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

09/876,396

Applicant(s)

KARIYAZAKI, SYUUICHI

Examiner

Colleen A. Matthews

Art Unit

2811

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 21 April 2010.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-11 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-11 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)
- 4) ☐ Interview Summary (PTO-413)
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other _____
- Paper No(s)/Mail Date _____

DETAILED ACTION

Specification

The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction of the following is required:

Claim 1 line 14 recites "a first row"

Claim 1 lines 14-15 recite "a first column perpendicular to the first row"

Claim 1 line 15 recites "a second row disposed on an inner position relative to the first row"

Claim 1 lines 15-16 recite "a second column perpendicular to the second row and disposed on an inner position relative to the first column"

Claim 1 line 18 recites "a third row"

Claim 1 lines 18-19 recite "a third column perpendicular to the third row"

Claim 1 line 19 recites "a fourth row disposed on an inner position relative to the third row"

Claim 1 lines 15-16 recite "a forth column perpendicular to the fourth row and disposed on an inner position relative to the first column"

The delineation of first, second, third and forth rows and columns does not have antecedent basis in the Specification.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 1-11 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

.Re claim 1: lines 22-23 recite “each of the first and second rows and the first and second columns of the first group of I/O cells is arranged parallel to any portion of an outer periphery of the semiconductor substrate” and lines 24-25 recite “each of the third and fourth rows of the second group of I/O cells is arranged parallel to any portion of the outer periphery of the semiconductor substrate.”

It is unclear how the first and second rows, first and second columns and third and forth rows are “arranged in parallel to any portion of an outer periphery.” If the outer periphery is considered to have four sides, as is consistent with Applicants Figures 8, 9A-9C, 10A-10D, 11A-11D and 12A-12D. Therefore “any portion of the outer periphery” could be considered as each of these four sides. Is it unclear how a given row or column can be parallel to all four sides, as each row or column has portions that are perpendicular to the outer periphery.

Additionally, the first and second rows seem to be perpendicular to one another. It is unclear how a row and a column can both be parallel to the same “any portion” of the outer periphery.

For the instant Office Action, the Examiner has interpreted each row to be arranged parallel to a side of the outer periphery and each column arranged parallel to a different side of the outer periphery.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

As far as the claims can be understood, **Claims 1-2 and 4-11 are rejected under 35 U.S.C. 102(e)** as being anticipated by U.S. Pat. No. 6,111,756 to Moresco.

Regarding claim 1, Moresco discloses a semiconductor device comprising:

a semiconductor member (Fig 1-2 & 33, element 5) having thereon a plurality of electrode terminals (see Fig 33); and

a mounting member (Fig 1-2, Fig 8, element 20) having a plurality of interconnect pads (within 22; see Figs 2 and 14) electrically and mechanically connected to the respective electrode terminals for mounting the semiconductor member on the mounting member; and

the interconnect pads forming a plurality of I/O cells including signal terminals, a portion of the I/O cells forming a first group (see annotated Fig 14, "+Shape (plus)", for


example- first group considered as the outer area of pads labeled "First Group") of I/O cells and another portion of the I/O cells forming a second group (see annotated Fig 14 "+Shape (plus)", for example- second group considered as inner area of pads labeled as "Second Group") of I/O cells on an inner position of the mounting member with respect to the first group of I/O cells, the first group of I/O cells including a plurality of rows of interconnect pads (see Fig 14, for example) disposed to encircle a center of the mounting member, and the second group of I/O cells including a plurality of rows of interconnect pads (see Fig 14 for example) disposed to encircle a center of the mounting member (also col 11 lines 48—col 12 line 40), the first and second groups of I/O cells being disposed directly under the semiconductor member (see Fig 2), wherein:

the first group of I/O cells arranged in a first row, a first column perpendicular to the first row (see annotated Fig 14, "First Row" and "First Column", for example), a second row disposed on an inner position relative to the first row, and a second column that is perpendicular to the second row and disposed on an inner position relative to the first column (see annotated Fig 14, "Second Row" and "Second Column", for example; arrows indicate that the rows and columns are inner to the first)

the second group of I/O cells arranged in a third row, a third column perpendicular to the third row (see annotated Fig 14, "Third Row" and "Third Column", for example), a fourth row disposed on an inner position relative to the third row, and a fourth column that is perpendicular to the fourth row and disposed on an inner position relative to the third column (see annotated Fig 14, "Fourth Row" and "Fourth Column", for example; arrows indicate that rows and columns are inner to the third);

each of the first and second rows and first and second columns of the first group of I/O cells are arranged parallel to any portion of an outer periphery of the semiconductor member, and

each of the third and fourth rows of the second group of I/O cells are arranged parallel to any portion of the outer periphery of the semiconductor member.



Annotated Figure 14

Regarding claim 2, Moresco discloses a semiconductor device, wherein the semiconductor member is a semiconductor chip (IC chip 5), the electrode terminals are internal electrodes disposed on a bottom surface of the semiconductor chip (shown in Figure 33), and the mounting member is a package substrate used for packaging thereon the semiconductor chip (col 21 lines 21-35).

Regarding claim 4, Moresco discloses a semiconductor device, where the I/O cells only include the signals terminals or terminals for power and ground intermingled among one another (col 5 lines 12-14 ad col 11 lies 43-45).

Regarding claim 5, Moresco discloses a semiconductor device, wherein the I/O cells include peripherals (Fig 1 element 60).

Regarding claim 6, Moresco discloses a semiconductor device, herein an interconnect line (Fig 8, element 42) is electrically connected to each of the interconnect pads and the interconnect lines electrically connected to the interconnect pads of at least one of the I/O cells are formed in a single interconnect layer.

Regarding claim 7, Moresco discloses a semiconductor device, wherein the interconnect pads and the interconnect lines electrically connected to the interconnect pads in the single interconnect layer are formed on the surface of a packaging substrate (see Fig 9).

Regarding claim 8, Moresco discloses a semiconductor device, wherein the interconnect lines connected to the I/O cells located on inner positions extend between the I/O cells located on an outer periphery.

Regarding claim 9, Moresco discloses a semiconductor device, wherein the interconnect pads and the interconnect lines electrically connected to the interconnect pads are formed as a multi-layered interconnect layer in the substrate (see Fig 9).

Regarding claim 10, Moresco discloses a semiconductor device, wherein at least one of the first group (see Fig 14- first group considered as the white squares corresponding to ground pads) and the second group (see Fig 14- first group considered as the black squares corresponding to power pads) includes an outer group (see Fig 14- first group considered as the white squares corresponding to ground pads) and inner group (see Fig 14- first group considered as the black squares corresponding to power pads) disposed on the inner position of the mounting member with respect to the outer group (see Fig. 14, the center black square/power pad is disposed in an inner group).

Regarding claim 11, Moresco discloses a semiconductor device, wherein the interconnect lines electrically connected to the interconnect pads corresponding to the first group of I/O cells and interconnect lines electrically connected to the interconnect pads corresponding to the second group of I/O cells are formed in different interconnect layers (see Fig 9).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

As far as the claim can be understood, **Claim 3 is rejected under 35 U.S.C. 103(a)** as being unpatentable over U.S. Pat. No. 6,111,756 to Moresco as applied to claim 1 above, and further in view of Applicant's Admitted Prior Art of Figure 1 (AAPA).

Regarding claim 3, Moresco discloses a semiconductor device (IC chip 5), wherein the mounting member (chip carrier) is a semiconductor package for mounting the semiconductor chip member on a mounting substrate (see col 2 lines 20-32). Moresco fails to explicitly disclose the semiconductor package including ball electrodes disposed on a bottom surface of a packaging substrate, and the mounting substrate forms a specified circuit by mounting the semiconductor package thereon.

AAPA discloses a semiconductor device (103) with the semiconductor package including ball electrodes (124) disposed on a bottom surface of a packaging substrate (102), and the mounting substrate (104) forms a specified circuit by mounting the semiconductor package thereon. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Moresco to include the ball electrodes and configuration of the packaging as in AAPA in order to provide a device capable of connection with other devices in a system.

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 1-11 are provisionally rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 1-11 of copending Application No. 12/730336. Although the conflicting claims are not identical, they are not patentably distinct from each other because both include the same limitations.

This is a provisional obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Response to Arguments

Applicant's arguments filed 04/21/2010 have been fully considered but they are not persuasive.

Applicant argues that it is clear that Moresco does not teach a first group of I/O cells arranged in a first row and a second row disposed on an inner position relative to the first row and a second group of I/O cells arranged in a third row and a forth row.

In response, as noted in the updated rejection above, it is clear that Moresco does teach these features. Further, the Examiner again notes that Applicant's claimed invention provides no clear language that would lead one skilled in the art to consider the distribution of interconnect pads to be solely limited to the interpretation that corresponds to Applicant's Figures 4 and 7.

For example, Applicant has reconstructed the Figure 14 of Moresco and labeled "first groups" and "second groups" however one of ordinary skill in the art would be able to construct many alternate interpretations of two groupings of interconnect as

presented in the claims, and would not limited solely to applicants depiction or the interpretation presented in the rejection above.

Further, the terms "first row", "first column", "second row", "second column", "third row", "third column", "fourth row", "fourth column", "first group" "second group" do not provide significant definition of the structure of the claimed invention and accordingly will be interpreted broadly in accordance with MPEP 2106, *USPTO personnel are to give claims their broadest reasonable interpretation in light of the supporting disclosure. In re Morris*, 127 F.3d 1048, 1054-55, 44 USPQ2d 1023, 1027-28 (Fed. Cir. 1997).

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Colleen A. Matthews whose telephone number is (571)272-1667. The examiner can normally be reached on Monday - Friday 8AM-4:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Gurley can be reached on 571-272-1670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Colleen A Matthews/
Examiner, Art Unit 2811

/Lynne A. Gurley/
Supervisory Patent Examiner, Art
Unit 2811